(3b) Note that in (3b), the (n -1)-bit number has been converted to n bits by the sign bit extension.
A slight modification of Fig. 3 accommodating (2) for the two's complement number is as shown in Fig. 5 . Here Qi and Q2 take the vlaue of a, and bn, respectively, when the sign bits are shifted in the structure, i.e., at nth clock pulse, and remain at zero otherwise. These Ql and Q2 inputs and the EXOR gates perform the two's complement operation of (3) needed at the time step when the sign bits are entered into the multiplier structure. Qi and Q2 inputs at the rightmost adder represent the addition of 1 as in the set (3) . Q2 input to the leftmost adder represents the sign bit extension in (3b). The two's complement overflow show in Fig. 4 at the leftmost adder can be ignored. Since two n-bit number multiplication in two's complement results in only (2n -1)-bit product the structure needs to be recursed only for 2n -1 clocks.
IV. CONCLUSION In this paper, first we presented a few critical comments concerning the claims made by Chen and Willoner [1] on their bit-sequential multiplier. Then it was shown that this multiplier can be realized with only n number of five-input adders, as opposed to the above authors' realization using 2n adder modules. Also this technique was extended to the two's complement system.
At this point we would like to mention that the quasi-serial multiplier forwarded by Swartzlander [4] for positive numbers, later extended to the two's complement numbers by McDonald and Guha [5] , falls into the bit-sequential multiplier category. Even though it was not stated explicitly by the authors in [4] and [5] this quasi-serial multiplier, since it counts number of 1's in the given column of the multiplicaltion table, requires only the least significant i bits of operands to produce the ith product bit. It uses a parallel counter and carry register (add and shift register) to count the present column and add with the carry produced from the counting of the earlier columns. Without much detail, we state here that this counter and carry register set can be replaced by a set of about n three-input carry-save adder modules arranged in a tree fashion. However, in this arrangement there will be an initial delay corresponding to the number of states in the adder tree.
